Dergi makalesi Açık Erişim
Levent, Vecdi Emre; Guzel, Aydin E.; Tosun, Mustafa; Buyukmihci, Mert; Aydin, Furkan; Goren, Sezer; Erbas, Cengiz; Akgun, Toygar; Ugurdag, H. Fatih
{ "conceptrecid": "72902", "created": "2021-03-16T03:49:43.097475+00:00", "doi": "10.1007/s11265-018-1402-7", "files": [ { "bucket": "b7a079d4-3763-4f84-bd15-4ba8ebb9d81b", "checksum": "md5:63804cd0946a9dfc4d850ce826f1bb13", "key": "bib-4fa9a723-94d9-44bd-915f-4e4afd996dc3.txt", "links": { "self": "https://aperta.ulakbim.gov.tr/api/files/b7a079d4-3763-4f84-bd15-4ba8ebb9d81b/bib-4fa9a723-94d9-44bd-915f-4e4afd996dc3.txt" }, "size": 287, "type": "txt" } ], "id": 72903, "links": { "badge": "https://aperta.ulakbim.gov.tr/badge/doi/10.1007/s11265-018-1402-7.svg", "bucket": "https://aperta.ulakbim.gov.tr/api/files/b7a079d4-3763-4f84-bd15-4ba8ebb9d81b", "doi": "https://doi.org/10.1007/s11265-018-1402-7", "html": "https://aperta.ulakbim.gov.tr/record/72903", "latest": "https://aperta.ulakbim.gov.tr/api/records/72903", "latest_html": "https://aperta.ulakbim.gov.tr/record/72903" }, "metadata": { "access_right": "open", "access_right_category": "success", "communities": [ { "id": "tubitak-destekli-proje-yayinlari" } ], "creators": [ { "affiliation": "Ozyegin Univ, Istanbul, Turkey", "name": "Levent, Vecdi Emre" }, { "affiliation": "Ozyegin Univ, Istanbul, Turkey", "name": "Guzel, Aydin E." }, { "affiliation": "Ozyegin Univ, EEE, Istanbul, Turkey", "name": "Tosun, Mustafa" }, { "name": "Buyukmihci, Mert" }, { "affiliation": "Ozyegin Univ, Istanbul, Turkey", "name": "Aydin, Furkan" }, { "affiliation": "Yeditepe Univ, Elect & Elect Engn, Istanbul, Turkey", "name": "Goren, Sezer" }, { "affiliation": "Aselsan, Ankara, Turkey", "name": "Erbas, Cengiz" }, { "affiliation": "Aselsan, Ankara, Turkey", "name": "Akgun, Toygar" }, { "affiliation": "Ozyegin Univ, Istanbul, Turkey", "name": "Ugurdag, H. Fatih" } ], "description": "This paper describes flexible tools and techniques that can be used to efficiently design/generate quite a variety of hardware IP blocks for highly parameterized real-time video processing algorithms. The tools and techniques discussed in the paper include host software, FPGA interface IP (PCIe, USB 3.0, DRAM), high-level synthesis, RTL generation tools, synthesis automation as well as architectural concepts (e.g., nested pipelining), an architectural estimation tool, and verification methodology. The paper also discusses a specific use case to deploy the mentioned tools and techniques for hardware design of an optical flow algorithm. The paper shows that in a fairly short amount of time, we were able to implement 11 versions of the optical flow algorithm running on 3 different FPGAs (from 2 different vendors), while we generated and synthesized several thousand designs for architectural trade-off.", "doi": "10.1007/s11265-018-1402-7", "has_grant": false, "journal": { "issue": "1", "pages": "93-113", "title": "JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY", "volume": "91" }, "license": { "id": "cc-by" }, "publication_date": "2019-01-01", "relations": { "version": [ { "count": 1, "index": 0, "is_last": true, "last_child": { "pid_type": "recid", "pid_value": "72903" }, "parent": { "pid_type": "recid", "pid_value": "72902" } } ] }, "resource_type": { "subtype": "article", "title": "Dergi makalesi", "type": "publication" }, "title": "Tools and Techniques for Implementation of Real-time Video Processing Algorithms" }, "owners": [ 1 ], "revision": 1, "stats": { "downloads": 11.0, "unique_downloads": 11.0, "unique_views": 44.0, "version_downloads": 11.0, "version_unique_downloads": 11.0, "version_unique_views": 44.0, "version_views": 49.0, "version_volume": 3157.0, "views": 49.0, "volume": 3157.0 }, "updated": "2021-03-16T03:49:43.151060+00:00" }
Görüntülenme | 49 |
İndirme | 11 |
Veri hacmi | 3.2 kB |
Tekil görüntülenme | 44 |
Tekil indirme | 11 |