Konferans bildirisi Açık Erişim
Gursoy, Cemil Cem; Yildiz, Abdullah; Goren, Sezer
Multi-cycle scan-based tests allow more faults to be detected by keeping the circuit in functional mode for more than one clock cycle. Optimizing a multi-cycle test set can improve test quality and/or test application time. It is also possible to capture the primary outputs of a circuit multiple times between the scan operations. This ensures that if a fault is detected at the primary outputs, increasing functional clock cycles of the test does not cause loss of detection of that fault. This paper presents a procedure that produces a multi-cycle test set by optimizing a single-cycle test set for fault coverage and test application time while considering stuck-at, bridging and transition faults at the same time.
Dosya adı | Boyutu | |
---|---|---|
bib-055d245b-c24a-427e-8afd-e6eaedbda4f3.txt
md5:a31b35616b95347dfa4d6ebe6f2de343 |
185 Bytes | İndir |
Görüntülenme | 87 |
İndirme | 3 |
Veri hacmi | 555 Bytes |
Tekil görüntülenme | 87 |
Tekil indirme | 3 |