Published January 1, 2018 | Version v1
Conference paper Open

Key Architectural Optimizations for Hardware Efficient JPEG-LS Encoder

  • 1. TUBITAK ILTAREN, Ankara, Turkey

Description

This paper presents the set of optimizations for the efficient implementation of lossless JPEG-LS encoder. Given approaches are not only based on digital design techniques but also emerged from scrutinizing the regularity of the algorithm. Although it is well known for the low complexity, former designs have significant divergences hence varying performances. In this context, critical design issues of JPEG-LS encoder and trade-offs are discussed in detailed benchmark. FPGA implementation results suggest that encoder with the proposed optimizations outperforms the state-of-art counterparts in terms of hardware cost and throughput.

Files

bib-4db0dcbe-ef99-4aee-9bd4-86cef3a8d767.txt

Files (195 Bytes)

Name Size Download all
md5:d2c425c637800ec2758a5e95ca57ef62
195 Bytes Preview Download