Yayınlanmış 1 Ocak 2018
| Sürüm v1
Konferans bildirisi
Açık
A 1.6 GHz Non-overlap Clock Generation with Differential Clock Driver and Clock Level Shifters for GS/s Sampling Rate Pipeline ADCs
Oluşturanlar
- 1. Istanbul Tech Univ, Dept Elect & Commun Engn, Istanbul, Turkey
- 2. Girne Amer Univ, Dept Elect & Elect Engn, Kyrenia, Turkey
Açıklama
This work presents a 1.6 GHz non-overlap clock generation architecture with a differential clock driver and clock level shifters for GS/s sampling rate pipeline ADCs. The clock generation system, itself, achieves SNRjitter 10 bit ENOB at 1.6 GHz clock signal. The design, totally, consuming 16.5 mA at an external supply of 3.3 V, and, occupying 400 mu m x 360 mu m silicon area, is realized in a SiGe BiCMOS 0.13 mu m process.
Dosyalar
bib-f427b05c-e036-4223-972b-2413ed2fcb26.txt
Dosyalar
(292 Bytes)
| Ad | Boyut | Hepisini indir |
|---|---|---|
|
md5:3f967918607a46ae214cc4cdf4d94861
|
292 Bytes | Ön İzleme İndir |