Published January 1, 1998
| Version v1
Conference paper
Open
Low-power design of a 64-tap, 4-bit Digital Matched Filter using Systolic Array architecture and CVSL circuit techniques in CMOS
Creators
Description
A 4-bit 64-chip Pseudo Noise (PN) coded Digital Matched Filter (DMF) is designed in 0.7um CMOS technology using Systolic Array (SA) architecture. Full-custom and full-static Cascode Voltage Switch Logic (CVSL) circuit techniques have been employed in the implementation of the basic building blocks (systoles) of the SA DMF. Significant reduction in number of transistors and power consumption have been achieved. The resultant IC is to be used at the receiver side of a wireless Direct Sequence Spread Spectrum (DSSS) communication system.
Files
bib-15b03257-c9c9-4318-a103-f61dcf8ae676.txt
Files
(270 Bytes)
| Name | Size | Download all |
|---|---|---|
|
md5:d27cd7c9272ce48cf62bb157d523fdd8
|
270 Bytes | Preview Download |